View PI3HDMI231-AZFE_2171106.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 ps8915e 07/01/10 pi3hdmi231-a 3:1 activeeye? hdmi tm switch with electrical idle detect features ? 3 digital video inputs can be switched to a single output ? each input can be ac coupled video or dc coupled, while the output will maintain its dc coupled, current-steering, tmds compliance ? tmds pixel clock support up to 250mhz max ? deep color? support up to 36bits max per link ? integrated ddc switch to connect ddc path from hdmi? input connectors to hdcp block in the hdmi receiver. ? can support clock stretching on ddc path ? hdcp reset circuitry for quick communication when switching from one port to another automatic termination turn-off circuitry when port is deselected clock detection: will disable output tmds channels when no tmds pixel clock is present ? flexible termination; when tmds channel is off, 50ohm termination is changed to 800kohm ? integrated esd on all tmds input pins (dxy and clky; y = 1, 2, 3 and x = 0, 1, 2) 8kv human body model per jesd22 5kv contact per iec61000-4-2 ? optimized equalization with support for up to 20 meter input cable lengths ? packaging (pb-free and green) 56 contact tqfn (zfe) 56 pin tssop (ae) description fully compatible hdmi? signal support with back- ward compatibility to the dvi 1.0 standard, pericoms new activeeye? switch technology is all you need to connect multiple, unknown sources, to a single dis- play. without any affect on hdcp, these switches can be used almost anywhere. in addition to supporting dc coupled hdmi and dvi inputs, pericom's pi3hd- mi231-a can also level shift an ac coupled hdmi to a dc coupled hdmi output. pericoms hdmi product family has been designed specifcally to support color depths of up to 12bits per channel, as specifed in the hdmi revision 1.3 stan- dard. we have integrated the entire interface solution so the tv designer doesnt have to think about it. this includes, integrated ddc switching. all trademarks are property of their respective owners. 2010-0189
2 ps8915e 07/01/10 pi3hdmi231-a 3:1 activeeye? hdmi? switch with electrical idle detect d1-3 d1+3 vdd d2-3 d2+3 clk-2 clk+2 vdd d0-2 d0+2 d1-2 d1+2 vdd d2-2 d2+2 clk-1 clk+1 vdd d0-1 d0- hpd2 hpd1 hpd_sink eq_s0 clk- clk+ vdd d0+ d1- d1+ vdd d2- d2+ sda_sink scl_sink sda3 scl3 sda2 d0+1 d1-1 d1+1 vdd d2-1 d2+1 sda1 scl1 scl2 d0+3 d0-3 vdd hpd3 clk+3 clk-3 vdd5 sel2 sel1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 21 22 23 24 25 26 27 28 56 55 54 53 52 51 50 49 gnd pin description vdd 1 d0-3 2 d0+3 3 d1-3 4 d1+3 5 gnd 6 d2-3 7 d2+3 8 9 10 11 12 13 14 clk-2 clk+2 vdd d0-2 d0+2 d1-2 15 16 17 18 19 20 21 22 23 24 25 26 27 28 d1+2 gnd d2-2 d2+2 clk-1 clk+1 vdd d0-1 d0+1 d1-1 d1+1 gnd d2-1 d2+1 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 clk+3 clk-3 vdd5 sel2 sel1 hpd3 hpd2 hpd1 hpd_sink eq_s0 clk- clk+ gnd d0- d0+ d1- d1+ vdd d2- d2+ sda_sink scl_sink sda3 scl3 sda2 scl2 sda1 scl1 tqfn-56 tssop-56 all trademarks are property of their respective owners. 2010-0189
3 ps8915e 07/01/10 pi3hdmi231-a 3:1 activeeye? hdmi? switch with electrical idle detect block diagram dd v control logic 3-to-1 mux tdms drive tdms drive tdms drive tdms drive . . . . . . hpd1 hpd2 hpd_sink scl1 sda1 scl2 sda2 sda_sink eq_s 0 r2 r2 800k w r1 r1 800kw d1-1 d1+1 d0+1 d0-1 clk+1 clk-1 d0+2 d0-2 d1+2 d1-2 d2+2 d2-2 dd v r2 r2 r1 r1 800kw clk+2 clk-2 d2-1 d2+1 dd v r2 r2 800k w r1 r1 800kw dd v r2 r2 800k w r1 r1 800kw dd v r2 r2 800k w r1 r1 800kw dd v r1 dd v r1 dd v r1 hpd3 scl3 sda3 . . . d0+3 d0-3 d1+3 d1-3 d2+3 d2-3 dd v r1 clk+3 clk-3 dd v r1 dd v dd v r1 scl_sink sel1 sel2 d0+ d0- d1+ d1- d2+ d2- clk+ clk- receiver with eq receiver with eq receiver with eq receiver with eq receiver with eq receiver with eq receiver with eq receiver with eq receiver with eq 800kw r2 r2 r1 800kw 800kw r2 r2 r1 800kw 800kw r2 r2 r1 800kw 800kw r2 r2 r1 800kw 800kw r2 r2 r1 800kw 800kw r2 r2 r1 800kw 800kw r2 r2 r1 800kw 800kw receiver with eq receiver with eq receiver with eq all trademarks are property of their respective owners. 2010-0189
4 ps8915e 07/01/10 pi3hdmi231-a 3:1 activeeye? hdmi? switch with electrical idle detect transmitter block the transmitter block transmits the hdmi tm /dvi data according to hdmi tm revision 1.3 transmitter spec. source selection look-up table control bits i/o selected hot plug detect status sel2 sel1 tmds output scl_sink/sda_sink hpd1 hpd2 hpd3 h h tmds port 1 is active and port 2 and 3 have 50ohm termination disconnected scl1/sda1 hpd_sink l l h l tmds port 2 is active and port 1 and 3 have 50ohm termination disconnected scl2/sda2 l hpd_sink l l l tmds port 3 is active and port 1 and 2 have 50ohm termination disconnected scl3/sda3 l l hpd_sink l h none(z) all terminations are dis - connected none(z) are pulled high by external pull-up termination hpd_sink hpd_sink hpd_sink receiver block the hdmi tm /dvi receive ports are terminated separately as follows: clk,?dx 250k?ohm r v 1 r 2 dd control rx sense each input has integrated equalization that can eliminate deterministic jitter caused by 20meter 24awg cables. the rx block is designed to receive all relevant signals directly from the hdmi tm connector without any additional circuitry, 3 high speed tmds data, 1 pixel clock, and ddc signals (r1 + r2 = 50ohm). truth table eq_s0 (1) eq value on tmds data channels 0 6db @ 825mhz 1 12db @ 825mhz notes: 1) internal 100k-ohm pull down resistor all trademarks are property of their respective owners. 2010-0189
5 ps8915e 07/01/10 pi3hdmi231-a 3:1 activeeye? hdmi? switch with electrical idle detect electrical specifcations normal operating conditions symbol parameter min typ max units v dd tmds analog supply voltage 3.135 3.3 3.465 v v dd 5 +5v power supply used during power down (from hdmi connector) 4.5 5.5 v t a ambient temperature (with power applied) 0 25 70 c electrical specifcations absolute maximum conditions symbol parameter min typ max units note v dd tmds supply voltage -0.3 4.0 v 1, 2 v i input voltage -0.3 vdd+0.3 v 1, 2 v o output voltage -0.3 vdd+0.3 v 1, 2 v dd 5 +5v power supply used during power down situation -0.3 6.0 v notes: 1. permanent device damage can occur if absolute maximum conditions are exceeded. 2. functional operation should be restricted to the conditions described under normal operating conditions. all trademarks are property of their respective owners. 2010-0189
6 ps8915e 07/01/10 pi3hdmi231-a 3:1 activeeye? hdmi? switch with electrical idle detect electrical characteristics over recommended operating conditions (unless otherwise noted) symbol parameter test conditions min. typ. (1) max. units tmds differential pins v oh single-ended high level output voltage v dd = 3.3v, rt = 50w v dd -10 v dd +10 mv v ol single-ended low level output voltage v dd -600 v dd C 400 mv v swing single-ended output swing voltage 400 600 mv v od(o) overshoot of output differential voltage 15% 2 x vswing v od(u) undershoot of output differential voltage 25% 2 x vswing dv oc(ss) change in steady-state common-mode output voltage between logic states 5 mv i os short circuit output current -12 12 ma v i(open) single-ended input voltage under high impedance input or open input i i = 10ua v dd -10 v dd +10 mv r int input termination resistance v in = 2.9v 45 50 55 w clk_detect tmds clock detection for normal operation. outputs are hi-z if clk signal detected is outside of this normal operating range frequency 15 340 mhz differential voltage swing 140 mv i oz leakage current with hi-z i/o v dd = 3.6v, v dd 5 = 5.5v 5 ua i off leakage current when v dd is not present v dd = 0v or open, v dd 5 = 5.5v 10 ua (continued) electrical characteristics over recommended operating conditions (unless otherwise noted) symbol description test conditions min typ max units i cc supply current sel1/sel2 = low/low low/high high/high v ih = v dd , v il = v dd -0.6v rt=50?, v dd =3.3v tmds data inputs = 2.5gbps hdmi data pattern tmds clock input = 250mhz 120 ma sel1/sel2 = high/low 35 i dd 5v power supply current consumption 5v is present, sel1/sel2 = x 5 ma i ccq 3.3v supply cur - rent when 5v is not present 5v is not present, sel1/sel2 = x 5 ma all trademarks are property of their respective owners. 2010-0189
7 ps8915e 07/01/10 pi3hdmi231-a 3:1 activeeye? hdmi? switch with electrical idle detect control pins symbol parameter test conditions min. typ. (1) max. units i ih high level digital input current (1) v ih = 2v or v dd -10 10 a i il low level digital input current (1) v il = gnd or 0.8v -10 10 a v ih high level digital input voltage 2.0 v dd 5 v v il low level digital input voltage 0 0.8 v (continued) control and status pins (oc_sx, eq_sx, s, hpd_sink, hpd) symbol parameter test conditions min. typ. (1) max. units t pd(hpd) propagation delay (from hpd_sink to the active port of hpd) c l = 10pf 2 6.0 ns t sx(hpd) switch time (from port select to the latest valid status of hpd) 3 6.5 switching characteristics (over recommended operating conditions unless otherwise noted) tmds differential pins symbol parameter test conditions min. typ. (1) max. units tpd propagation delay v dd = 3.3v, r t = 50-ohm 2000 ps t r differential output signal rise time (20% - 80%) 140 t f differential output signal fall time (20% - 80%) 140 t sk(p) pulse skew 10 50 t sk(d) intra-pair differential skew 23 50 t sk(o) inter-pair differential skew 100 t jit(pp) peak-to-peak output jitter clk residual jitter data input = 1.65 gbps hdmi tm data pattern clk input = 165 mhz clock 15 30 t jit(pp) peak-to-peak output jitter data residual jitter 18 50 t sx select to switch output 10 ns t en enable time 600 t dis disable time 10 ddc i/o pins (scl, scl_sink, sda, sda_sink) symbol parameter test conditions min. typ. (1) max. units t pd(ddc) propagation delay from scln to scl_sink or sdan to sda_sink or sda_sink to sdan c l = 10pf 0.4 2.5 ns all trademarks are property of their respective owners. 2010-0189
8 ps8915e 07/01/10 pi3hdmi231-a 3:1 activeeye? hdmi? switch with electrical idle detect ddc i/o pins i lk input leakage current v i = 0.1 v dd to v dd to isolated ddc inputs -10 10 a c io input/output capacitance v i peak-peak = 1v, 100 khz 10 pf r on switch resistance i o = 3ma, v o = 0.4v 25 50 w hpd path i ih high level digital input current v ih = 2v or v dd -10 10 a i il low level digital input current v il = gnd or 0.8v -10 10 a v oh single-ended high level output voltage i oh = -100a 2.4 v dd v v ol single-ended low level output voltage i ol = 100a gnd 0.4 v i 2 c pins (scl1, sda1, scl2, sda2, scl3, sda3) i ikg input leakage current v i = 5.5v -50 50 a v i = v dd -10 10 all trademarks are property of their respective owners. 2010-0189
9 ps8915e 07/01/10 pi3hdmi231-a 3:1 activeeye? hdmi? switch with electrical idle detect recommended power supply decoupling circuit figure 1 is the recommended power supply decoupling circuit confguration. it is recommended to put 0.1f decoupling capacitors on each v dd pins of our part, there are four 0.1f decoupling capacitors are put in figure 1 with an assumption of only four v dd pins on our part, if there is more or less v dd pins on our pericom parts, the number of 0.1f decoupling capacitors should be adjust - ed according to the actual number of v dd pins. on top of 0.1f decoupling capacitors on each v dd pins, it is recommended to put a 10f decoupling capacitor near our parts v dd , it is for stabilizing the power supply for our part. ferrite bead is also recommended for isolating the power supply for our part and other power supplies in other parts of the circuit. but, it is optional and depends on the power supply conditions of other circuits. figure 1 recommended power supply decoupling circuit diagram p e r i c o m p a r t v d d v d d v d d v d d fr om m a i n pow e r suppl y 0.1f 0.1f 0.1f 0.1f ferrite bead 10f all trademarks are property of their respective owners. 2010-0189
10 ps8915e 07/01/10 pi3hdmi231-a 3:1 activeeye? hdmi? switch with electrical idle detect requirements on the decoupling capacitors there is no special requirement on the material of the capacitors. ceramic capacitors are generally being used with typically materi - als of x5r or x7r. layout and decoupling capacitorplacement consideration i. each 0.1f decoupling capacitor should be placed as close as possible to each v dd pin. ii. v dd and gnd planes should be used to provide a low impedance path for power and ground. iii. via holes should be placed to connect to v dd and gnd planes directly. iv. trace should be as wide as possible v. trace should be as short as possible. vi. the placement of decoupling capacitor and the way of routing trace should consider the power fowing criteria. vii. 10f capacitor should also be placed closed to our part and should be placed in the middle location of 0.1f capacitors. viii. avoid the large current circuit placed close to our part; especially when it is shared the same v dd and gnd planes. since large current fowing on our v dd or gnd planes will generate a potential variation on the v dd or gnd of our part. figure 2 layout and decoupling capacitor placement diagram p e r i c o m p a r t g n d p l a n e v d d p l a n e 0 . 1 u f bypass noise power flow all trademarks are property of their respective owners. 2010-0189
11 ps8915e 07/01/10 pi3hdmi231-a 3:1 activeeye? hdmi? switch with electrical idle detect 1 description: 56-contact, thin fine pitch quad flat no-lead (tqfn) p ackage code: zf56 document control #: pd-2024 revision: c da te: 05/15/08 08-0208 package mechanical: 56-pin, low profle quad flat package (zf56) all trademarks are property of their respective owners. 2010-0189
12 ps8915e 07/01/10 pi3hdmi231-a 3:1 activeeye? hdmi? switch with electrical idle detect pericom semiconductor corporation ? 1-800-435-2336 ? www.pericom.com ordering information ordering code package code package description PI3HDMI231-AZFE zfe 56-pin, pb-free & green tqfn pi3hdmi231-aae ae 56-pin, pb-free & green tssop notes: ? thermal characteristics can be found on the company web site at www.pericom.com/packaging/ ? e = pb-free and green ? adding an x suffx = tape/reel ? hdmi & deep color are trademarks of silicon image package mechanical: 56-pin, tssop (a56) 1 description: 56-pin, 240-mil wide tssop package code: a56 document control #: pd-1502 revision: m notes: 1. controlling dimensions in millimeters. 2. ref: jedec mo-153f/ee 3. package outline exclusive of mold flash and metal burr date: 09/11/06 06-0736 all trademarks are property of their respective owners. 2010-0189

▲Up To Search▲

Price & Availability of PI3HDMI231-AZFE

	To Download PI3HDMI231-AZFE Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .